Abstract-This paper presents a 5-level three-phase cascaded hybrid multilevel inverter that consists of a standard 3-leg (one leg for each phase) and H-bridge in series with each inverter leg with separate DC voltage sources, 24V and 48V. The control signals for this hybrid multilevel inverter are implemented by a FPGA controller using PWM signal modulated technique and digital technique. A 5-level three-phase cascaded hybrid multilevel inverter model based on PSCAD/EMTDC is presented in this paper. The proposed hybrid multilevel inverter is described in detail that it is verified experimentally in three types of load; 18W fluorescent lamp-ballast, RL, and 1HP 3-phase induction motor; without filtering. Results of the experiment; the output waveform of line-line and phase voltages has 5 levels that percent of THD is between 15.6% and 18.3%, the output waveform of phase current is close to sinusoidal that percent of THD is between 2.7% and 4.2%.
I. INTRODUCTION
A multilevel inverter is a power electronic converter built to synthesize a desired AC voltage from several levels of DC voltages which the DC levels were considered to be identical in that all of them were batteries, solar cells, capacitors, etc. The multilevel inverter has gained much attention in recent years due to its advantages in lower switching loss better electromagnetic compatibility, higher voltage capability, and lower harmonics [1] - [3] . Several topologies for multilevel inverters have been proposed; the most popular being the diode-clamped [4] , [5] , flying capacitor [6] , and cascade Hbridge [7] structures. Besides the three basic multilevel inverter topologies; other multilevel converter topologies have been proposed, most of these are hybrid circuits that are combinations of two of the basic multilevel topologies. The schemes of multilevel inverters are classified in to two types the multicarrier sub-harmonic pulse width modulation (MC-SH PWM) and the multicarrier switching frequency optimal pulse width modulation (MC-SFO PWM) [8] , [9] . The MC-SH PWM cascaded multilevel inverter strategy reduced total harmonic distortion and the MC-SFO PWM cascade multilevel inverter strategy enhances the fundamental output voltage [10] .
The THD will be decreased by increasing the number of levels. It is obvious that an output voltage with low THD is desirable, but increasing the number of levels needs more hardware, also the control will be more complicated. It is a tradeoff between price, weight, complexity and a very good output voltage with lower THD. Fig. 1 shows single phase topology of the diode Clamped, flying capacitor, a cascaded H-bridge, and cascade hybrid multilevel inverter that they have the number of switches, diodes, and capacitors as shown in table I (a 5-level multilevel inverter). In this paper, the proposed a 5-level three-phase cascaded hybrid multilevel inverter includes a standard 3-leg inverter (one leg for each phase) and H-bridge in series with each inverter leg as shown in Fig. 2 In [11] , several different two-level multilevel carrier-based PWM techniques have been extend for controlling the active devices in a multilevel converter, the most popular and easiest technique to implement uses several triangle carrier signals and one reference, or modulation, signal per phase. In order to achieve better dc link utilization at high modulation indices, the sinusoidal reference signal can be injected by a third harmonic with a magnitude equal to 25% of fundamental. A are dispose such that the bands they occupy are contiguous, The reference waveform has peak-to-peak amplitude m A , a frequency m f , and its zero centered in the middle of the carrier set, The reference is continuously compared with each of the carrier signals. If the reference is greater than a carrier signal, then the active device corresponding to that carrier is switched on, and if the reference is less than a carrier signal, then the active device corresponding to that carrier is switched off. (2) and ( Fig. 15 shows prototype of the 1kW 5-level three-phase cascaded hybrid multilevel inverter with a 18W fluorescent lamp-ballast load. Fig. 16 shows the experimental results including phase voltage and phase current; the output phase voltage waveform has 5 levels that its rms voltage is 225V, and the phase current waveform is close to sinusoidal that its rms current is 360mA. Fig. 17 shows the experimental result including output waveform of line-line voltage and line-line that voltage THD is 17.4%, 16.6%, and 18%. Fig. 18 shows prototype of the 1kW 5-level three-phase cascaded hybrid multilevel inverter with RL load (R is 265 , Ω L is 0.125 H ). Fig. 19 shows the experimental results including phase voltage and phase current; the output phase voltage waveform has 5 levels that its rms voltage is 195V, and the phase current waveform is close to sinusoidal that its rms current is 708mA. Fig. 20 shows the experimental result including the phase voltage THD of 17% and phase current THD of 2.7%. Fig. 21 shows the experimental result including output waveform of line-line voltage that line-line voltage THD is 17.9%, 17.4%, and 18.3%. 22 shows prototype of the 1kW 5-level three-phase cascaded hybrid multilevel inverter with a 3-phase induction motor load (no load). Fig. 23 shows the experimental results including phase voltage and phase current; the output phase voltage waveform has 5 levels that its rms voltage is 206V, and the phase current waveform is close to sinusoidal that its rms current is 786mA, and the output frequency is 50Hz. Fig.  24 shows the experimental result including the phase voltage THD of 16%, and phase current THD of 4.2%. Fig. 25 shows the experimental result including output waveform of line-line voltage that line-line voltage THD is 16.2%, 15.6%, 16.7%, and the output frequency is 50 Hz. Fig. 16 . The output waveform of phase voltage and phase current (The top is phase voltage that its rms voltage is 225V, the bottom is phase current that its rms current is 360mA). V. CONCLUSION Prototype of the 5-level three-phase cascaded hybrid multilevel inverter consists of a 3-phase inverter and 3 H-bridge inverters that it uses separate dc power sources; 24V and 48V. The control signals for power electronic switches are created by FPGA controller using PWM signal modulated technique and digital technique. The prototype is tested with three types of load; 18W fluorescent ballast-lamp, RL, and 3-phase induction motor rated 1HP; without filtering. Results of the test; the output line-line and phase voltages has 5 levels that its THD voltage is between 15.6% and 18.3%, the output waveform of phase current is close to sinusoidal that its THD current is between 2.7% and 4.2%. 
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